# **DATA SHEET**



# MOS INTEGRATED CIRCUIT $\mu PD78CP14$

# **8-BIT SINGLE-CHIP MICROCOMPUTER**

The  $\mu PD78CP14$  is a product provided by replacing  $\mu PD78C14$  internal mask ROM with PROM.

 $\mu\text{PD78CP14DW/KB/R}$  (for evaluation of  $\mu\text{PD78C11A}$ , 78C12A, 78C14) which is reprogrammable and  $\mu\text{PD78CP14CW/G/GF/L}$  of one time ROM version which is programmable only once (for small production) are provided.

#### Features:

- o Compatible with  $\mu$ PD78C11A, 78C12A, 78C14 (87AD series)
- o PROM programming characteristics:  $\mu$ PD27C256A compatible.
- o Single power supply: 5 V ±10 % (one-time PROM product)
  5 V ±5 % (EPROM product)
- o Compatible with  $\mathtt{QTOP}^{TM}$  microcomputer

Remarks The QTOP Microcomputer is the general term for "One-time single-chip microcomputer with on-chip PROM totally supported from program writing to seating, screening, and verification" offered by NEC.

#### Ordering Information

Part number	Package	Program memory		
μPD78CP14CW	64-pin plastic shrink DIP (750 mil)	One-time PROM		
$\mu$ PD78CP14G-36	64-pin plastic QUIP	One-time PROM		
$\mu$ PD78CP14GF-3BE	64-pin plastic flat-pack (14 x 20 mm)	One-time PROM		
$\mu$ PD78CP14L	68-pin plastic QFJ ( 950 mil)	One-time PROM		
μPD78CP14DW	64-pin ceramic shrink DIP with a window (750 mil)	EPROM		
$\mu$ PD78CP14KB	64-pin ceramic WQFN	EPROM		
$\mu$ PD78CP14R	64-pin ceramic QUIP with a window	EPROM		


# Quality grade


#### Standard


Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

This document represents the portion common to the one-time PROM and EPROM products as PROM.

## Pin Configuration (Top View)








IC .....Internally Connected

# Block Diagram



## Contents

					<u>Paqe</u>
1.	PIN FUNCTION .				9
	1.1 Port Funct	ons			9
		Other Than Ports rmal Operation)	· · · · · · · · · · · · · · · · · · ·	• • • • • •	10
	· -	Other Than Ports OM Write, Verify	r, Read)	• • • • •	12
	1.4 Recommende	l Conditions for	Unused Pin	• • • • •	13
2.	MEMORY CONFIGU	RATION		• • • • • •	14
3.	MEMORY EXTENSI	ON		• • • • •	18
	3.1 MODE Pins				18
	3.2 MEMORY MAP	'ING Register (M	M)		19
4.	PROM PROGRAMMI	ıg		• • • • •	23
	4.1 PROM Progra	umming Operation	Mode	• • • • •	25
	4.2 PROM Write	Procedure		• • • • •	26
	4.3 PROM Read	rocedure			27
5.	EPROM ERASE (O	ILY PACKAGE PROD	UCTS WITH CERAMIC WI	NDOW).	29
5.	WINDOW SEAL (ONLY FOR PACK)	GE PRODUCTS WIT	H CERAMIC WINDOW)	• • • • • •	30
7.	ONE-TIME PROM	PRODUCT SCREENIN	G		31
8.	ELECTRICAL SPE	CIFICATIONS			32
9.	CHARACTERISTIC	CURVES (REFEREN	CE VALUE)	• • • • •	51
. ^	DICENCE INFORM	TT ON			54

		Page
	11. RECOMMENDED CONDITIONS FOR SOLDERING	61
	12. DIFFERENCES BETWEEN µPD78CP14 AND MASK ROM PRODUCTS	63
	APPENDIX A DEVELOPMENT TOOLS	64
*	APPENDIX B PACKAGE INFORMATION OF CONVERSION SOCKETS AND RECOMMENDED PATTERNS FOR BOARD FIXING	• 66°

## 1. PIN FUNCTIONS

## 1.1 Port Functions

Pin name	I/O	Function							
PA7-0 (Port A)	I/O	8-bit input/output port. Input or output can be specified for each bit.							
PB7-0 (Port B)									
PC7-0 (Port C)									
PD7-0 (Port D)		8-bit input/output port. Input or output can be specified for each byte.							
PF7-0 (Port F)		8-bit input/output port. Input or output can be specified for each bit.							

Remarks In these port pins, there are dual function pins described in 1.2 (at normal operation) and 1.3 (at PROM writing/verify/reading)

# 1.2 Functions Other Than Ports (During Normal Operation)

Pin name	I/O	Other uses	Function	
TxD (Transmit data)	0	PC0	Serial data output pin.	
RxD (Receive data)	I	PC1	Serial data input pin.	
SCK (serial clock)	I/O	PC2	Serial clock input/output pin. When the internal clock is used, this line functions as an output and when an external clock source is used, this line functions as an input.	
INT2 (Interrupt request)	I	PC3	Maskable interrupt input (rising-edge triggered.)	
TI (Timer input)	I		Timer external clock input pin.	
Zero-cross	I		Zero cross detection pin of AC input.	
TO (Timer output)	0	PC4	Square wave with pulse width of one interrclock cycle for timer count reference used a half-cycle output.	
CI (Counter input)	I	PC5	External pulse input pin to timer/event counter.	
COO, 1 (Counter output 0, 1	0	PC6,7	Programmable square wave output according to timer/event counter.	
AD7-0 (Address/data bus 7-0)	1/0	PD7-0	These lines are used as a multiplexed address/data bus with external memory.	
AB15-8 (Address bus 15-8	0	PF7-0	These lines are used as an address bus with external memory.	
WR (Write strobe)	0		Store signal output for external memory write operation. This signal is HIGH except during external memory data write cycles. When the RESET signal is LOW or the hardware STOP mode is engaged, this line is placed in a high-impedance state.	

Pin name	1/0	Other uses	Function
RD (Read strobe)	0		Strobe signal output for external memory read operation. This signal is HIGH except during external memory read cycles. When the RESET signal is LOW or the hardware STOP mode is engaged, this line is placed in a high-impedance state.
ALE (Address latch enable)	0		This line is used for the strobe signal to externally latch the lower-order address on the PD7-PD0 lines for external memory access. When the $\overline{\text{RESET}}$ signal is LOW or the hardware STOP mode is engaged, this line is placed in a high-impedance state.
MODEO MODE1 (Mode)	I/0 I/0		Set the MODEO pin to 0 (low level) and the MODE1 pin to 1 (high level) (Note 1.)
NMI (Non-maskable interrupt)	I		Nonmaskable interrupt input (falling-edge triggered).
INT1 (Interrupt request)	I		Maskable interrupt input (rising-edge triggered.) This line can also be used for AC input zero cross detection.
AN7-0 (Analog input)	I		8-line analog input to A/D converter. Lines AN7-AN4 provide edge falling-edge detection input.
V <sub>AREF</sub> (Reference voltage)	I		For use as both A/D converter reference voltage and A/D converter operation control.
AV <sub>DD</sub> (Analog V <sub>DD</sub> )			Power supply line for A/D converter.
AV <sub>SS</sub> (Analog V <sub>SS</sub> )			GND potential for A/D converter.
X1, X2 (Crystal)			Crystal-oscillator input for system clock timing. When an external clock source is used, the timing pulses are input on X1. The X1 inversion signal is input to X2.

Note Pull up. Pull-up resistance R is 4  $\leq$  R  $\leq$  0.4  $t_{CYC}$  [k\Omega] (t\_{CYC}: ns units)

Pin name	I/O	Other uses	Function			
RESET (Reset)	I		System reset (active-low) input. Input line for hardware STOP mode control signal. When a low level is input, oscillation stops.			
STOP (Stop)	I		Input line for hardware STOP mode control signal. When a low level is input, oscillation stops.			
V <sub>DD</sub>			+5 V power supply line.			
V <sub>SS</sub>			GND potential line.			

# 1.3 Functions Other Than Ports (During PROM Write, Verify, Read)

Pin name	I/O	Other uses	Function			
A7-0	I	PA7-0	Low-order eight-bit input pins of address.			
CE	I	PB6	Chip enable signal input pin.			
ŌĒ	I	PB7	Output enable signal input pin.			
07-0	I/O	PD7-0	Data input/output pins.			
A13-10 A8	I	PF5-2 PF0	High-order 6-bit input pins address.			
A9	I	NMI				
MODEO MODE1	I		Set the MODEO pin to 1 (high) and the MODE1 pin to 0 (low).			
RESET	I		Set the RESET pin to 0 (low).			
V <sub>PP</sub>		STOP	High voltage apply pin. When EPROM is read, high level (1) is input.			

# $\star$ Caution Input low level for PF6 during PROM write, verify, read.

# 1.4 Recommended Conditions for Unused Pin

Pin	Recommended connection
PA7-0 B7-0 C7-0 PD7-0 PF7-0	Connect to $V_{ m DD}$ or $V_{ m SS}$ via resistor.
RD WR ALE	Open
STOP	Connect to V <sub>DD</sub>
INT1, NMI	Connect to ${ m V_{DD}}$ or ${ m V_{SS}}$
av <sub>dd</sub>	Connect to V <sub>DD</sub>
V <sub>AREF</sub> AV <sub>SS</sub>	Connect to V <sub>SS</sub>
AN7-0	Connect to $\mathtt{AV}_{\mathtt{SS}}$ or $\mathtt{AV}_{\mathtt{DD}}$

#### 2. MEMORY CONFIGURATION

 $\mu PD78CP14$  memory can be operated in any of the following three modes as specified:

- o  $\mu$ PD78C11A mode (see Figure 2-1)
- o  $\mu$ PD78C12A mode (see Figure 2-2)
- o  $\mu PD78C14$  mode (see Figure 2-3)

In addition, the internal PROM address range can be specified to map external memory (except PROM) efficiently (See 3.2).

The vector area, call table area, and internal RAM are common to all the modes.

Internal RAM data can be retained with low consumption current by setting the hardware or software STOP mode or the HALT mode.

Figure 2-1. Memory Map ( $\mu$ PD78C11A Mode)




Figure 2-2. Memory Map ( $\mu$ PD78C12A Mode)





Figure 2-3. Memory Map ( $\mu$ PD78C14 Mode)



#### 3. MEMORY EXTENSION

The  $\mu$ PD78CP14 enables external memory extension by using the MEMORY MAPPING register (MM) or the MODE0 and MODE1 pins. The internal PROM access range can be specified by using MEMORY MAPPING register bits 7 and 6.

#### 3.1 MODE Pins

The  $\mu$ PD78CP14 enables the user to change the programming mode and normal operation mode by setting the MODE0 and MODE1 pins.

Table 3-1 lists mode setting by using the MODE pins.

Table 3-1 Mode Setting by Using MODE Pins

MODE1	MODE0	Operation mode						
L	L	Setting prohibted						
L	Н	Programming mode (Note)						
Н	L	Normal operation mode						
Н	Н	Setting prohibited						

Note See 4.

To make the MODE0 and MODE1 pins high, use pull-up registor of  $4 \le R \le 0.4 t_{\rm CYC}[k \text{ ohms}]$  (t<sub>CYC</sub>: ns units).

# 3.2 MEMORY MAPPING Register (MM)

The MEMORY MAPPING register is an 8-bit register used for the following control:

- PD7-PD0, PF7-PF0 port/extension mode specification.
- Control as to whether or not internal RAM access is enabled.
- Internal PROM access range specification

Figure 3-1 shows the MEMORY MAPPING register format.

#### (1) MMO-MM2 bits

The MM0-MM2 bits are used to PD7-PD0 port/extension mode, input/output, PF7-PF0 address output specification.

As shown in Figure 3-1, the capacity of external memory that can be connected to the  $\mu PD78CP14$  can be selected among the following four types:

- 256 bytes
- 4K bytes
- 16K bytes
- 48K, 56K, or 60K bytes (according to how MM6 and MM7 bits are set)

The PF7-PF0 port pins not used for address output car be used as general purpose port pins.

When  $\overline{\text{RESET}}$  is input or the hardware STOP mode is entered, the bits are cleared and the PD7-PD0 pins are used as an input port (output high impedance).

# (2) MM3 bit (RAE)

The MM3 bit is used to specify whether internal RAM access is enabled (RAE=1) or not (RAE=0).

When standby operation is performed or external RAM connected is used without using internal RAM, set the MM3 bit to "0".

Even if RESET is input during normal operation, the bit contents are held. However, the RAE bit becomes undefined at power on reset, thus the bit must be initialized by using an instruction.

#### (3) MM6 and MM7 bits

The MM6 and MM7 bits are used to specify the internal PROM access range.

When  $\overline{\text{STOP}}$  or  $\overline{\text{RESET}}$  is input, the MM6 and MM7 bits are cleared and the 16K-byte mode ( $\mu\text{PD78C14}$  mode) is selected.

The bits are effective only for the  $\mu\text{PD78CP14}$  and 78CG14. When data is written into the bits on the  $\mu\text{PD78C11A}$ , 78C12A/14, or 78C14 the CPU ignores it. Therefore, the programs developed on the  $\mu\text{PD78CP14}$  can be moved to mask ROM as they are.

Figure 3-1. MEMORY MAPPING Register Format





Figure 3-2. External Extension Mode Set by Using MEMORY MAPPING Register



#### 4. PROM PROGRAMMING

The  $\mu$ PD78CP14 contains 16384 x 8 bit PROM for internal program memory. Table 4-1 lists the pins used to write and verify the PROM.

The  $\mu\,\text{PD78CP14}$  programming timing is compatible with the  $\mu\,\text{PD27C256A}$  programming timing.

Also refer to the  $\mu PD27C256A$  documents.

Table 4-1. Pin Functions in PROM Programming

	<u> </u>					
Pin name	Function					
RESET	Low level input (during write/verify, read)					
MODE0	High level input (during write/verify, read)					
MODE1	Low level input (during write/verify, read)					
PF6	Low level input (during write/verify, read)					
V <sub>PP</sub> Note	High voltage input (during write/verify), high level input (during read)					
CENote	Chip enable input					
<u> </u>	Output enable input					
	Address input					
Note	Data input (during write, data output (during verify/read)					
V <sub>DD</sub> Note	Supply voltage input					

Note These pins are compatible with the  $\mu$ PD27C256A pins.

Cautions 1. Cover the  $\mu PD78CP14$  containing an erasion window with shading cover film except in EPROM erasion.

- 2. The  $\mu\text{PD78CP14}$  of one time PROM product which does not contain an erasion window cannot be erased with ultraviolet rays.
- 3. The  $\mu PD78CP14$  does not contain memory at 4000H-7FFFH.

If read operation is performed, FFH is always read.

To program in the  $\mu$ PD27C256A,

- (1) set PROM programmer 4000H-7FFFH buffer to all FFH; or
- (2) program the ROM 0000H-3FFFH area only.

# 4.1 PROM Programming Operation Mode

The PROM programming operation mode is set as listed in Table 4-2. At the time, treat every pin not used for programming as listed in Table 4-3.

Table 4-2. EPROM Programming Mode

Operation mode	(N <u>ot</u> e) CE	(N <u>ot</u> e) OE	(Note) V <sub>PP</sub>	(Note) V <sub>DD</sub>	RESET	MODEO	MODE1	PF6
Program	Ļ	Н						
Program verify	Н	L	+12.5 V	+6 V				
Program inhibit	Н	Н			L	7.7	T	т
Read	L	L			ь	H	L	L
Output disable	L	Н	+5 V	+5 V				
Standby	Н	L/H						

Note These pins are compatible with the  $\mu$ PD27C256A pins.

Caution When  $V_{PP}$  is set to +12.5 V and  $V_{DD}$  is set to +6 V, both  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  must not be set L simultaneously.

Table 4-3. Recommended Conditions for Unused Pins (in PROM programming mode)


Pin	Recommended connection method				
INT1					
X1					
AN0-7	Connect to V <sub>SS</sub>				
VA <sub>REF</sub>	connect to vss				
AV <sub>DD</sub>					
AV <sub>SS</sub>					
Pins except above	Connect each pin via a resistor to ${ m V}_{ m SS}$				
X2	Open				

#### 4.2 PROM Write Procedure

Data is written into PROM according to the following procedure: (High speed write is enabled.)

- (1) Pull down unused pins to  $V_{\rm SS}$  via a resistor and supply +6 V to  $V_{\rm DD}$  and +12.5 V to  $V_{\rm pp}$ .
- (2) Supply initial address.
- (3) Supply write data.
- (4) Supply 1 ms program pulse (active low) to the CE pin.
- (5) Verify mode. If data is written, proceed to (7). If data is not written, repeat (3) to (5). If data cannot be written after the steps are repeated 25 times, proceed to (6).
- (6) Judge that the EPROM is a faulty device. Stop write operation.
- (7) Supply write data. Supply X (number of (3)-(5) repetitions) x 3 ms program pulse (additional write).
- (8) Increment the address.
- (9) Repeat (3) to (8) until the last address is reached.

Figure 4-1. PROM Write/Verify Timing



#### 4.3 PROM Read Procedure


The PROM contents can be read onto the external data bus (07-00) according to the following procedure:

- (1) Pull down THE unused pins to GND via a resistor.
- (2) Supply 5 V to the  $V_{\mbox{\scriptsize DD}}$  and  $V_{\mbox{\scriptsize PP}}$  pins.

- (3) Input the address of the data to be read to the Al3-A0 pins.
- (4) Read mode
- (5) Output data to the 07-00 pins.

Figure 4-2 shows the (2) to (5) timing.

Figure 4-2. PROM Read Timing



#### 5. EPROM ERASE (ONLY PACKAGE PRODUCTS WITH CERAMIC WINDOW)

The  $\mu\text{PD78CP14}$  enables the programmed EPROM data contents to be erased by light rays whose wavelength is shorter than about 400 nm. The programmed EPROM data contents may also be erased if the uncovered window is exposure to direct sunlight or a fluorescent light for several hours. Thus, to protect the data contents, cover the  $\mu\text{PD78CP14}$  with an opaque film so as to prevent ultraviolet rays from entering it through the top window. Shading cover film whose quality is guaranteed is attached to the package product with a window containing EPROM by NEC for shipping.

For normal EPROM erase, place the  $\mu$ PD78CP14 under an ultraviolet light source (254 nm). The minimum amount of radiation exposure required to erase the  $\mu$ PD78CP14 completely is 15 W.s/cm² (ultraviolet ray strength x erase time). This corresponds to about 15 to 20 minutes when using a ultraviolet ray lamp of 12000 uW/cm². However, note that the erase time may be prolonged by aging of the ultraviolet lamp, dirty package window, etc. The distance between the ultraviolet lamp and the  $\mu$ PD78CP14 should be within 2.5 cm.

# 6. WINDOW SEAL (ONLY FOR PACKAGE PRODUCTS WITH CERAMIC WINDOW)

To prevent light other than EPROM erasion lamps from causing an error or light from causing the internal circuitry other than EPROM to malfunction, put a protective seal on the window except when the EPROM contents are erased.

#### 7. ONE-TIME PROM PRODUCT SCREENING

The one-time PROM products ( $\mu$ PD78CP14CW, 78CP14G-36, 78CP14GF-3BE, and 78CP14L) cannot be completely tested by NEC prior to shipment because of the structures. For screening, it is recommended to verify PROM after storing the necessary data under a storage temperature of 125 and a storage time of 24 hours after writing the data.

NEC has a service of one-time PROM write to scaling to screening to verification for pay under the name of QTOP MICON. For details, ask the salesperson.

## 8. ELECTRICAL SPECIFICATIONS

The  $\mu\text{PD78CP14}$  has a few differences as follows in electric between one-time PROM product and EPROM product. There is no different electric specifications other than the parameters listed in Table 8-1.

Table 8-1. Differences in Electric Specifications between
One-time PROM Product and EPROM Product

Products Parameter	One-time PROM Product			EPROM product			
Operation power supply voltage range (V <sub>DD</sub> )	5 V ±10 %			5 V ±5 %			
Data retention current (I <sub>DDDR</sub> )	Conditions	TYP.	MAX.	Conditions	TYP.	MAX.	
Carrent (IDDDR)	$V_{DDDR} = 2.5 V$	1 μΑ	15 μΑ	$V_{DDDR} = 2.5 V$		300 μA	
	V <sub>DDDR</sub> = 5 V ± 10 %	10 μΑ	50 μΑ	V <sub>DDDR</sub> = 5 V ± 5 %		1 m/	

# Absolute Maximum Ratings (Ta = 25°C)

Parameter	Symbol	Test condition	Ratings	Unit
	V <sub>DD</sub>		-0.5 to +7.0	V
Power supply	AV <sub>DD</sub>		AV <sub>SS</sub> to V <sub>DD</sub> +0.5	V
voltage	AVSS		-0.5 to +0.5	V
	V <sub>PP</sub>		-0.5 to +13.5	V
Input voltage	TI.	Except for NMI/A9 pin	-0.5 to V <sub>DD</sub> +0.5	V
Imput voltage	VI	NMI/A9 pin	-0.5 to +13.5	V
Output voltage	v <sub>o</sub>		-0.5 to V <sub>DD</sub> +0.5	V
Output low current	т	All outputs	4.0	mA
output fow cuffere	I <sub>OL</sub>	Total, all outputs	100	mA
Output high current	Т	All outputs	-2.0	mA
output high carrent	I <sub>OH</sub>	Total, all outputs	-50	mA
A/D converter reference input voltage	V <sub>AREF</sub>		-0.5 to AV <sub>DD</sub> +0.3	V
Operation temperature	Topt		-40 to +85	°C
Storage temperature	T <sub>stg</sub>		-65 to +150	°C

## ★ Oscillator Characteristics

(One time PROM product): (Ta = -40°C to +85°C, 
$$V_{DD}$$
 = 5.0 V  $\pm$  10%,  $V_{SS}$  = AV $_{SS}$  = 0 V,  $V_{DD}$  -0.8 V  $\leq$  AV $_{DD}$   $\leq$  V $_{DD}$ , 3.4 V  $\leq$  V $_{AREF}$   $\leq$  AV $_{DD}$ )

(EPROM product): Ta = -40 to +85°C,  $V_{DD}$  = +5.0 V  $\pm$ 5%,  $V_{SS}$  = AV $_{SS}$  = 0 V,  $V_{DD}$  -0.8V  $\leq$  AV $_{DD}$   $\leq$  V $_{DD}$ , 3.4 V  $\leq$  V $_{AREF}$   $\leq$  AV $_{DD}$ )

Resonator	Recommended circuit	Parameter	Test condition	MIN.	MAX.	Unit
Ceramic or crystal resonator	$\begin{bmatrix} X1 & X2 \\ \hline -C1 & -C2 \end{bmatrix}$	Oscillation frequency (f <sub>xx</sub> )		6	15	MHz
External clock	X 1 X 2  HCMOS inverter	X1 input frequency (f <sub>x</sub> )		6	15	MHz
		X1 input rise, fall time (t <sub>r</sub> , t <sub>f</sub> )	·	. 0	20	ns
		X1 input high, low level width $(t_{\phi H}, t_{\phi L})$		20	167	ns

Caution 1. Put the oscillator close to the X1 and X2 pins as much as possible.

2. Do not pass any other signal line through the shaded region.

# Capacitance (Ta = 25°C, $V_{DD}$ = $V_{SS}$ = 0 V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	CI	f <sub>C</sub> = 1 MHz Unmeasured pins returned to 0 V			10	pF
Output capacitance	c <sub>o</sub>				20	pF
Input/output capacitance	c <sup>IO</sup>				20	pF

## DC Characteristics

(One time PROM product): (Ta = -40 to +85°C, 
$$V_{DD}$$
 =  $AV_{DD}$  = +5.0 V ±10%,  $V_{SS}$  =  $AV_{SS}$  = 0 V)

(EPROM product) : (Ta = -40 to +85°C,  $V_{DD}$  =  $AV_{DD}$  = +5.0 V ±5%,  $V_{SS}$  =  $AV_{SS}$  = 0 V)

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input low voltage	V <sub>IL1</sub>	Except for RESET, STOP, NMI, SCK INT1, TI, or AN4-AN7	0		0.8	V
	V <sub>IL2</sub>	RESET, STOP, NMI, SCK, INT1, TI, or AN4-AN7	0		0.2V <sub>DD</sub>	V
T	v <sub>IH1</sub>	Except for RESET, STOP, NMI, SCK INT1, TI, AN4-AN7, X1, or X2	2.2		v <sub>DD</sub>	V
Input high voltage	v <sub>IH2</sub>	RESET, STOP, NMI, SCK, INT1, TI, AN4-AN7, X1, or X2	o.8V <sub>DD</sub>		v <sub>DD</sub>	V
Output low voltage	v <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.45	v
Output high voltage	v	I <sub>OH</sub> = -1.0 mA	V <sub>DD</sub> -1.0			V
	V <sub>ОН</sub>	I <sub>OH</sub> = -100 μA	V <sub>DD</sub> -0.5			V
Input current	I	INT1 (Note 1), TI(PC3) (Note 2); 0 V ≤ V <sub>I</sub> ≤ V <sub>DD</sub>			±200	μΑ
Input leakage current	I <sub>LI</sub>	Except for INT1, TI(PC3); 0 V   V  DD			±10	μΑ
Output leakage current	ILO	0 V \( \times \t			±10	μΑ
AV <sub>DD</sub> power supply	AI <sub>DD1</sub>	Operating mode f <sub>XX</sub> = 15 MHz		0.5	1.3	mA
current	AI <sub>DD2</sub>	STOP mode		10	20	μΑ

(to be continued)

(Cont'd)

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit	
V <sub>DD</sub> power supply current	I <sub>DD1</sub>	Operating mode f	Operating mode f <sub>XX</sub> = 15 MHz				32	mA
current	I <sub>DD2</sub>	HALT mode f <sub>XX</sub> = 1	HALT mode f <sub>XX</sub> = 15 MHz			8	15	mA
Data retention voltage	V <sub>DDDR</sub>	Hardware or softw	Hardware or software STOP mode					v
Data retention	т	Hardware/	One-time PROM	V <sub>DDDR</sub> = 2.5 V		1	15	μΑ
	IDDDR	Software (Note 3) STOP mode	product	V <sub>DDDR</sub> = 5 V ± 10%		10	- 50	$\mu$ <b>A</b>
			EPROM VDDDR "				300	μA
			product	V <sub>DDDR</sub> = 5 V ± 10%			1	mA.

- Note 1. Assume that self-bias is generated by setting the  ${\tt ZCM}$  register.
  - 2. Assume that self-bias is generated by setting the ZCM register when the control mode is set in the MCC register.
  - 3. When self-bias is not generated.

#### AC Characteristics

(One-time PROM product:  $(Ta = -40\,^{\circ}\text{C to } +85\,^{\circ}\text{C}, \ V_{DD} = \text{AV}_{DD} = +5.0 \ \text{V} \ \pm 10\,^{\circ}\text{K}, \ V_{SS} = \text{AV}_{SS} = 0 \ \text{V})$  (EPROM product :  $(Ta = -40\,^{\circ}\text{C to } +85\,^{\circ}\text{C}, \ V_{DD} = \text{AV}_{DD} = +5.0 \ \text{V} \ \pm 5\,^{\circ}\text{K}, \ V_{SS} = \text{AV}_{SS} = 0 \ \text{V})$ 

## Read/write Operation:

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
X1 input cycle time	tCYC		66	167	ns
Address setup time to ALE	t <sub>AL</sub>		30		ns
Address hold time from ALE	t <sub>LA</sub>	f <sub>XX</sub> =15 MHz, CL=150 pF	35		ns
Address RD   delay time	t <sub>AR</sub>		100		ns
RD   address float time	tAFR	C <sub>L</sub> =150 pF		20	ns
Address data input time	t <sub>AD</sub>			250	ns
ALE - data input time	t <sub>LDR</sub>	f -15 MU2 01-150 pF		135	ns
RD   data input time	t <sub>RD</sub>	f <sub>XX</sub> =15 MHz, CL=150 pF		120	ns
ALE   RD   delay time	t <sub>LR</sub>		15		ns
Data hold time from RD	t <sub>RDH</sub>	CL=150 pF	0		ns
RD   ALE   delay time	t <sub>RL</sub>	f <sub>XX</sub> =15 MHz, CL=150 pF	80		ns
RD low level width	+	When data is read f <sub>XX</sub> =15 MHz, CL=150 pF	215		ns
AD low level width	t <sub>RR</sub>	When OP code is fetched $f_{\rm XX}$ =15 MHz, CL=150 pF	415		ns
ALE high level width	tLL	f <sub>XX</sub> =15 MHz, CL=150 pF	90		ns
Address — WR ∤ delay time	t <sub>AW</sub>	f <sub>XX</sub> =15 MHz, CL=150 pF	100		ns
ALE ↓ → data output time	t <sub>LDW</sub>	TXX 13 IMB, OB 130 pr		180	ns
WR ↓ data output time	t <sub>WD</sub>	CL=150 pF		100	ns
ALE ↓ → WR ↓ delay time	t <sub>LW</sub>		15		ns
Data setup time to WR	t <sub>DW</sub>		165		ns
Data hold time from WR	t <sub>WDH</sub>	f <sub>XX</sub> =15 MHz, CL=150 pF	60		ns
WR   ALE   delay time	t <sub>WL</sub>		80		ns
WR low level width	t <sub>WW</sub>		215		ns

#### Zero-cross Characteristics:

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
Zero-cross detection input	v <sub>zx</sub>	AC coupling	1.	1.8	VAC <sub>P-P</sub>
Zero-cross accuracy	AZX	60-Hz sine wave		±135	mV
Zero-cross detection input frequency	fZX		0.05	1	kHz

## Serial Operation:

Parameter	Symbol	Test	condition	MIN.	MAX.	Unit	
·		SCK input	(Note 1)	800		ns	
SCK cycle time	<sup>t</sup> CYK	SCK Input	(Note 2)	400		ns	
		SCK output		1.6		μs	
		SCK input	(Note 1)	335		ns	
$\overline{\text{SCK}}$ low level width	tKKL	Sok Input	(Note 2)	160		ns	
		SCK output		700		ns	
			SCK input	(Note 1)	335		ns
SCK high level width	tKKH	SOK Input	(Note 2)	160		ns	
		SCK output		700		ns	
RxD setup time to SCK †	t <sub>RXK</sub>	(Note 1)		80	·	ns	
RxD hold time from SCK	t <sub>KRX</sub>	(Note 1)		80		ns	
SCK ↓ TxD delay time	t <sub>KTX</sub>	(Note 1)			210	ns	

- Notes 1. When the clock rate is x1 in the asynchronous mode or the synchronous mode or I/O interface mode is set
  - 2. When the clock rate is x16 or x64 in the asynchronous mode
- Remark The numeric values in the table apply when  $f_{\rm XX}$  = 15 MHz,  $C_{\rm L}$  = 150pF.

# Other Operations:

Parameter	Symbol	Test condition	MIN.	MAX.	Unit
TI high, low level width	t <sub>TIH</sub> , t <sub>TIL</sub>		6		t <sub>CYC</sub>
CI high, low level width	t <sub>CI1H</sub> , t <sub>CI1L</sub>	o Event count mode o Frequency measurement mode	б		tCYC
or high, low level width	t <sub>CI2H</sub> , t <sub>CI2L</sub>	o Pulse width measurement mode o ECNT latch, clear input o INTEIN set input	48		tcYC
NMI high, low level width	t <sub>NIH</sub> , t <sub>NIL</sub>		10		us
INT1 high, low level width	t <sub>I1H</sub> , t <sub>I1L</sub>		36		t <sub>CYC</sub>
$\overline{INT2}$ high, low level width	t <sub>I2H</sub> , t <sub>I2L</sub>		36		t <sub>CYC</sub>
AN4-7 high, low level width	t <sub>ANH</sub> , t <sub>ANL</sub>		36		<sup>t</sup> CYC
RESET high, low level width	t <sub>RSH</sub> , t <sub>RSL</sub>		10		us


#### A/D Converter Characteristics

(One-time PROM product: 
$$(Ta = -40\,^{\circ}\text{C to } +85\,^{\circ}\text{C}, V_{DD} = 5.0\text{V})$$
  $\pm 10\,^{\circ}$ ,  $V_{SS} = AV_{SS} = 0$  V,  $V_{DD} - 0.8$  V  $\leq AV_{DD} \leq V_{DD}$ ,  $3.4\text{V} \leq V_{AREF} \leq AV_{DD}$ ) (EPROM product :  $(Ta = -40\,^{\circ}\text{C to } +85\,^{\circ}\text{C}, V_{DD} = 5.0\text{V} \pm 5\,^{\circ}\text{K}, V_{SS} = AV_{SS} = 0$  V,  $V_{DD} - 0.8$  V  $\leq AV_{DD} \leq V_{DD}$ ,  $3.4$  V  $\leq V_{AREF} \leq AV_{DD}$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Resolution			8		-	Bits
		3.4 V \( \times V_{AREF} \( \times AV_{DD} \), 66 ns \( \times t_{CYC} \( \times 167 \) ns			±0.8%	FSR
Absolute accuracy (Note)		4.0 ≤ V <sub>AREF</sub> ≤ AV <sub>DD</sub> , 66 ns ≤ t <sub>CYC</sub> ≤ 167 ns			±0.6%	FSR
		Ta=-10 to +70°C, 4.0 \le V_{AREF} \le AV_{DD}, 66 ns \le t_{CYC} \le 167 ns			±0.4%	FSR
0		66 ns ≤ t <sub>CYC</sub> ≤ 110 ns	576			tCYC
Conversion time	CONV	110 ns ≤ t <sub>CYC</sub> ≤ 167 ns	432			<sup>t</sup> CYC
Sampling time	_	66 ns ≤ t <sub>CYC</sub> ≤ 110 ns	96			<sup>t</sup> CYC
Sampiting time	t <sub>SAMP</sub>	110 ns ≤ t <sub>CYC</sub> ≤ 167 ns	72			tCYC
Analog input voltage	VIAN	ANO to AN7 (including the unused pins)	0		VAREF	v
Analog input impedance	RAN			50		МΩ
Reference voltage	VAREF		3.4		AV <sub>DD</sub>	v
V	IAREF1	Operating mode		1.5	3.0	mA
V <sub>AREF</sub> current	I <sub>AREF2</sub>	STOP mode		0.7	1.5	mA
417	A <sub>IDD1</sub>	Operating mode f <sub>XX</sub> =15 MHz		0.5	1.3	mA.
AV <sub>DD</sub> power supply current	A <sub>IDD2</sub>	STOP mode		10	20	μΑ

Note Quantization error  $(\pm 1/2 \text{ LSB})$  is not contained.

# AC Timing Test Points



# AC Characteristic Calculation Expressions Dependent on $\mathsf{t}_{\texttt{CYC}}$

Parameter	Calculation expression	MIN./MAX.	Unit
t <sub>AL</sub>	2T-100	MIN.	ns
$t_{\mathrm{LA}}$	т-30	MIN.	ns
t <sub>AR</sub>	3T-100	MIN.	ns
t <sub>AD</sub>	7T-220	MAX.	ns
t <sub>LDR</sub>	5T-200	MAX.	ns
t <sub>RD</sub>	4T-150	MAX.	ns
<sup>t</sup> LR	T-50	MIN.	ns
t <sub>RL</sub>	2T-50	MIN.	ns
<b>+</b>	4T-50 (when data is read)	MIN.	ns
t <sub>RR</sub>	7T-50 (when OP code is fetched)	11114 6	115
$t_{\mathrm{LL}}$	2T-40	MIN.	ns
t <sub>AW</sub>	3T-100	MIN.	ns
$t_{\mathtt{LDW}}$	T+110	MAX.	ns
t <sub>LW</sub>	T-50	MIN.	ns
t <sub>DW</sub>	4T-100	MIN.	ns
t <sub>WDH</sub>	2T-70	MIN.	ns
t <sub>WL</sub>	2T-50	MIN.	ns
t <sub>WW</sub>	4T-50	MIN.	ns

(to be continued)


(Cont'd)

Parameter	Calculation expression	MIN./MAX.	Unit
+	6T (SCK input (Note 1))/12T 12T (SCK input) (Note 2)	MIN.	20
<sup>t</sup> CYK	24T (SCK output)	MIII.	ns
+	2.5T + $\frac{5}{\text{(SCK input (Note 1))}}$ 5T+5 ( $\frac{5}{\text{CK input)}}$ ( $\frac{5}{\text{Note 2}}$ )	MIN.	20
<sup>t</sup> KKL	12T-100 (SCK output)	PIIN.	ns
t	2.5T + 5 (SCK input) (Note 1) 5T+5 (SCK input) (Note 2)	MIN.	ns
<sup>t</sup> KKH	12T-100 (SCK output)	riiN.	115


- Note 1. When the clock rate is x16 or x64 in the asynchronous mode.
  - 2. When the clock rate is x1 in the asynchronous mode or the synchronous mode or I/O interface mode is set
- **Remarks 1.**  $T = t_{CYC} = 1/f_{XX}$ 
  - 2. Parameters not listed in the table do not depend on the oscillation frequency ( $f_{XX}$ ).

# Timing Waveforms


# Read Operation




# Write Operation



## Serial Operation




# Timer Input Timing




# Timer/event Counter Input Timing


Event counter mode





Pulse width measurement mode




# Interrupt Input Timing








# Reset Input Timing



# External Clock Timing




# Data Memory STOP Mode Low Power Supply Voltage Data Retention Characteristics (Ta = -40°C to +85°C)

Parameter	Symbol	Test condition		MIN.	TYP.	MAX.	Unit
Data retention power supply voltage	V <sub>DDDR</sub>			2.5		5.25	V
Data retention power supply current	<sup>I</sup> DDDR	One-time PROM product	V <sub>DDDR</sub> - 2.5 V		1	15	μΑ
			V <sub>DDDR</sub> = 5 V±10%		10	50	μΑ
		EPROM product	V <sub>DDDR</sub> = 2.5 V			300	μΑ
			V <sub>DDDR</sub> = 5 V ± 5%			1	mA
V <sub>DD</sub> rise, fall time	t <sub>RVD</sub> ,t <sub>FVD</sub>			200			με
$\overline{ ext{STOP}}$ setup time to $ ext{V}_{ ext{DD}}$	<sup>t</sup> sstVD			12T+0.5 (Note)			μs
STOP hold time from V <sub>DD</sub>	<sup>t</sup> HVDST			12T+0.5 (Note)			μs

Note 
$$T = t_{CYC} = 1/f_{XX}$$

## Data Retention Timing



DC Programming Characteristics (Ta = 25°C  $\pm$  5°C, MODE1 =  $V_{\rm IL}$ , MODE0 =  $V_{\rm IH}$ ,  $V_{\rm SS}$  = 0 V)

Parameter	Symbol	Symbol (Note)	Test condition	MIN.	TYP.	MAX.	Unit
Input high voltage	v <sub>IH</sub>	v <sub>IH</sub>		2.2		v <sub>DDP</sub> +0.3	v
Input low voltage	V <sub>IL</sub>	v <sub>IL</sub>		-0.3		0.8	v
Input leakage current	ILIP	ILI	0 ≤ V <sub>I</sub> ≤ V <sub>DDP</sub> ; except for INT1, TI(PC3)			±10	μA
Output high voltage	v <sub>он</sub>	V <sub>ОН</sub>	I <sub>OH</sub> = -1.0 mA	V <sub>DD</sub> -1.0			v
Output low voltage	v <sub>ol</sub>	v <sub>OL</sub>	I <sub>OL</sub> = 2.0 mA			0.45	v
Output leakage current	ILO	-	$0 \le V_{O} \le V_{DDP}, OE = V_{IH}$			±10	μА
V power oungly voltage	V	v	EPROM programming mode	5.75	6.0	6.25	v
$v_{ m DDP}$ power supply voltage	V <sub>DDP</sub>	v <sub>DD</sub>	EPROM read mode	4.5	5.0	5.5	v
V	V	17	EPROM programing mode	12.2	12.5	12.8	v
$V_{ m pp}$ power supply voltage	V <sub>PP</sub>	V <sub>PP</sub>	EPROM read mode	v <sub>P:</sub>	P = VD	DP	v
$V_{ m DDP}$ power supply voltage	7	т	EPROM programming mode			30	mA
ADDB bower subbis sociate	IDD	I <sub>DD</sub>	$\frac{\text{EPROM read mode}}{\overline{\text{CE}}} = V_{\text{IL}}, V_{\text{I}} = V_{\text{IH}}$			30	mA
${f v}_{ m pp}$ power supply voltage	I <sub>PP</sub>	I <sub>PP</sub>	EPROM programming mode $\overline{CE} = V_{IL}, \ \overline{OE} = V_{IH}$			30	mA
			EPROM read mode		1	100	uA

Note Corresponding  $\mu PD27C256A$  symbols.


AC Programming Characteristics (Ta = 25  $\pm$  5°C, MODE1 =  $V_{IL}$ , MODE0 =  $V_{IH}$ ,  $V_{SS}$  = 0 V)

Parameter	Symbol	Symbol (Note 1)	Test condition	MIN.	TYP.	MAX.	Unit
Address setup time to $\overline{\text{CE}}$	t <sub>SAC</sub>	t <sub>AS</sub>		2			μs
Data → OE delay time	t <sub>DDOO</sub>	<sup>t</sup> OES		2			μs
Input data setup time to CE	<sup>t</sup> SIDC	t <sub>DS</sub>		2			μs
Address hold time from CE	t <sub>HCA</sub>	t <sub>AH</sub>		2			με
Input data hold time from CE	tHCID	t <sub>DH</sub>		2			μs
Output data hold time from OE	t <sub>HOOD</sub>	tDF		0		130	ns
$V_{ m PP}$ setup time to $\overline{ m CE}$ $\downarrow$	tsvpc	t <sub>VPS</sub>		2			μs
$V_{ m DDP}$ setup time to $\overline{ m CE}$	<sup>t</sup> sVDC	<sup>t</sup> VDS		2			με
Initial program pulse width	t <sub>WL1</sub>	t <sub>PW</sub>		0.95	1.0	1.05	ms
Added program pulse width	t <sub>WL2</sub>	t <sub>OPW</sub>		2.85		78.75	ms
EPROM programming/read mode setup time to CE (Note 2)	<sup>t</sup> SMC	~~		2			μs
Address data output time	<sup>t</sup> DAOD	<sup>t</sup> ACC	OE = V <sub>IL</sub>			2	μs
CE ↓→ data output time	<sup>t</sup> DCOD	t <sub>CE</sub>				1	με
OE ↓ data output time	t <sub>DOOD</sub>	<sup>t</sup> OE				1	μs
Data hold time from $\overline{OE}$	<sup>t</sup> HCOD	t <sub>DF</sub>		0		130	ns
Data hold time from address	<sup>t</sup> HAOD	<sup>t</sup> OH	OE = V <sub>IL</sub>	0			ns

Note 1. Corresponding  $\mu$ PD27C256A symbols.

2. When MODE1 =  $V_{IL}$  and MODE0 =  $V_{IH}$ .


## PROM Programming Mode Timing



Caution 1. Apply voltage to  $\textbf{V}_{DDP}$  before  $\textbf{V}_{PP}$  and turn off  $\textbf{V}_{DDP}$  after  $\textbf{V}_{PP}$  .

2. Do not apply voltage of +13 V or more containing overshoot to  $\ensuremath{V_{\mathrm{PP}}}.$ 


#### PROM Read Mode Timing




- Caution 1. To read EPROM within the  $t_{DAOD}$  range, the delay time of  $\overline{OE}$  input from the  $\overline{CE}$  falling edge must be within  $t_{DAOD}-t_{DOOD}$ .
  - 2.  $t_{\mbox{HCOD}}$  is the time from the state in which either  $\overline{\mbox{OE}}$  or  $\overline{\mbox{CE}}$  first becomes  $V_{\mbox{IH}}.$


# 9. CHARACTERISTIC CURVES (reference value)

 $\rm I_{\rm DD1},~I_{\rm DD2}~vs~V_{\rm DD}$ 




















#### 10. PACKAGE INFORMATION

# 64 PIN PLASTIC SHRINK DIP (750 mil)




#### NOTE


- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.311 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.50±0.10	$0.020^{+0.004}_{-0.005}$
F	0.9 MIN.	0.035 MIN.
G	3.2±0.3	0.126±0.012
Н	0.51 MIN.	0.020 MIN.
I	4.31 MAX.	0.170 MAX.
J	5.08 MAX.	0.200 MAX.
K	19.05 (T.P.)	0.750 (T.P.)
L	17.0	0.669
М	0.25 <sup>+0.10</sup> -0.05	0.010+0.004
N	0.17	0.007
R	0~15°	0~15°

P64C-70-750A,C-1

## **64 PIN PLASTIC QUIP**








#### NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

P64G	Q-1	00-	36

ITEM	MILLIMETERS	INCHES
Α	41.5 + 0.3	1.634-0.008
С	16.5	0.650
Н	0.50 <sup>±0.10</sup>	0.020+0.004
ı	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
К	1.27 (T.P.)	0.050 (T.P.)
М	1.1 +0.25	0.043+0.011
N	0.25 -0.10	0.010-8.883
Р	4.0 <sup>±0.3</sup>	0.157-8.813
S	3.6 <sup>±0.1</sup>	0.142+0.004
W	24.13 <sup>±1.05</sup>	0.950 <sup>±0.042</sup>
Х	19.05 <sup>±1.05</sup>	0.750 <sup>±0.042</sup>

## 64 PIN PLASTIC QFP (14×20)



#### NOTE

Each lead centerline is located within 0.20 mm (0.008 inch) of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS	INCHES
А	23.6±0.4	0.929±0.016
В	20.0±0.2	0.795+0.009
C	14.0±0.2	0.551+0.009
D	17.6±0.4	0.693±0.016
F	1.0	0.039
G	1.0	0.039
Н	0.40±0.10	0.016+0.004
- 1	0.20	0.008
J	1.0 (T.P.)	0.039 (T.P.)
K	1.8±0.2	0.071+0.008
L	0.8±0.2	0.031+0.009
М	0.15+0.10	0.006+0.004
N	0.12	0.005
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004

0.119 MAX.

S

3.0 MAX.

## 68 PIN PLASTIC QFJ (□950 mil)





NOTE


Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

		P68L-50A1-2
ITEM	MILLIMETERS	INCHES
А	25.2±0.2	0.992±0.008
В	24.20	0.953
С	24.20	0.953
D	25.2±0.2	0.992±0.008
Е	1.94±0.15	0.076+0.007
F	0.6	0.024
G	4.4±0.2	0.173+0.009
Н	2.8±0.2	0.110+0.009
1	0.9 MIN.	0.035 MIN.
J	3.4	0.134
К	1.27 (T.P.)	0.050 (T.P.)
М	0.40±1.0	0.016+0.004
N	0.12	0.005
Р	23.12±0.20	0.910+0.009
Q	0.15	0.006
Т	R 0.8	R 0.031
U	0.20+0.10	0.008+0.004

## 64PIN CERAMIC SHRINK DIP (750 mil)








P64DW-70-750A

#### **NOTES**

- 1) Each lead centerline is located within 0.25 mm (0.01 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.

ITEM	MILLIMETERS	INCHES
Α	58.68 MAX.	2.310 MAX.
В	1.78 MAX.	0.070 MAX.
С	1.778 (T.P.)	0.070 (T.P.)
D	0.46 ±0.05	0.018 ±0.002
F	0.8 MIN.	0.031 MIN.
G	3.5 <sup>±0.3</sup>	0.138 <sup>±0.012</sup>
Н	1.0 MIN.	0.039 MIN.
1	3.0	0.118
J	5.08 MAX.	0.200 MAX.
К	19.05 (T.P.)	0.750 (T.P.)
L	18.8	0.740
М	0.25 ±0.05	0.010 +0.002
N	0.25	0.01
S	φ 8.89	φ0.350

#### **64 PIN CERAMIC WQFN**





#### NOTE


Each lead centerline is located within 0.10 mm (0.004 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
А	20.0±0.4	0.787 <sup>+0.017</sup> <sub>-0.016</sub>
В	19.0	0.748
С	13.2	0.520
D	14.0±0.4	0.551±0.016
Е	1.64	0.065
F	2.14	0.084
G	3.556 MAX.	0.140 MAX.
Н	0.7±0.10	0.028+0.004
ı	0.10	0.004
J	1.0 (T.P.)	0.039 (T.P.)
K	1.0±0.2	$0.039^{+0.009}_{-0.008}$
Q	C 0.25	C 0.010
R	1.0	0.039
S	1.0	0.039
Т	R 3.0	R 0.118
U	12.0	0.472
W	0.8±0.2	0.031+0.009

# 64 PIN CERAMIC QUIP (WINDOW)







#### NOTE

Each lead centerline is located within 0.25 mm (0.010 inch) of its true position (T.P.) at maximum material condition.

		P64RQ-100-A
ITEM	MILLIMETERS	INCHES
Α	41.91 MAX.	1.650 MAX.
С	26.67 <sup>±0.4</sup>	1.050 <sup>±0.016</sup>
G	0.92 MIN.	0.036 MIN.
Н	$0.46^{\pm0.05}$	0.018 <sup>±0.002</sup>
ı	0.25	0.010
J	2.54 (T.P.)	0.100 (T.P.)
К	1.27 (T.P.)	0.050 (T.P.)
М	1.27 MAX.	0.050 MAX.
N	0.25 <sup>±0.05</sup>	0.010 - 0.002
s	4.72 MAX.	0.186 MAX.
Т	1.0 MIN.	0.039 MIN.
U	3.5 <sup>±0.3</sup>	0.138-8.813
w	24.13	0.950
х	19.05	0.750
Y	φ8.89	φ0.350

#### 11. RECOMMENDED CONDITIONS FOR SOLDERING

Solder the  $\mu PD78CP14$  under the recommended conditions listed in Table 11-1.

For details of the recommended conditions, refer to the Semiconductor Device Mount Manual (IEI-616).

Consult the sales person about soldering methods and soldering conditions not listed in the table.

Table 11-1. Soldering Conditions for Surface Mount Type

## (1) $\mu$ PD78CP14GF-3BE: 64-pin Plastic QFP (14x20 mm)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: Within 30s (at 210°C or higher), Count: Within twice, limited number of days: Seven (Note) (after seven days, prebake at 125°C is required for 20 hours) <a href="Attention"> (1) Perform the second reflow at the time the device temperature is lowered to the room temperature from the heating by the first reflow.</a> (2) Do not wash the soldered portion with the flux following the first reflow.	IR35-207-2
VPS	Package peak temperature: 215°C, Time: Within 40S (at 200°C or higher), Count: Within twice, limited number of days: Seven (Note) (after seven days, prebake at 125°C is required for 20 hours) <attention> (1) Perform the second reflow at the time the device temperature is lowered to the room temperature from the heating by the first reflow. (2) Do not wash the soldered portion with the flux following the first reflow.</attention>	VP15-207-2
Wave soldering	Soldering tank temperature: 260°C or less, Time: Within 10s, Count: Once, Preheating temperature: 120°C MAX. (package surface temperature), limited number of days: Seven (after seven days, prebake at 125°C is required for 20 hours)	WS60-207-1
Pin part heating	Pin part temperature: 300°C or less, Time: Within 3s (per frame of device)	

Note It is the number of storage days under the storage conditions of 25°C and 65% RH or less after the dry pack is opened.

# Caution Do not use the soldering methods together (except the pin part heating).

## (2) $\mu$ PD78CP14L: 68-pin plastic QFJ ( $\square$ 950 mil)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
VPS	Package peak temperature: 215°C, Time: Within 40s (200°C or higher), Count: Once, limited number of days: Two (Note) (after two days, prebake at 125°C is required for 16 hours)	VP15-162-1
Pin part heating	Pin part temperature: 300°C or less, Time: Within 3s (per frame of device)	_

Note It is the number of storage days under the storage conditions of 25°C and 65% RH or less after the dry pack is opened.

Table 11-2. Soldering Conditions for Insertion Type

 $\mu$ PD78CP14CW: 64-pin plastic shrink DIP (750 mil)

μPD78CP14G-36: 64-pin plastic QUIP

 $\mu$ PD78CP14DW: 64-pin shrink DIP with a ceramic window (750 mil)

 $\mu$ PD78CP14R: 64-pin QUIP with a ceramic window

Soldering Method	Soldering Conditions		
Wave Soldering (pin part only)	Soldering tank temperature: 260°C or less, Time: Within 10s		
Pin part heating	Pin part temperature: 300°C or less, Time: Within 3s (per pin part)		

Note Apply wave soldering only to the pin part and be careful so as not to bring solder injection directly into contact with the package.

## 12. DIFFERENCES BETWEEN $\mu$ PD78CP14 AND MASK ROM PRODUCTS

Table 12-1 Differences between  $\mu PD78CP14$  and Mask ROM Products

Item	μ2D78CP14	μPD78C14	μPD78C12A	μPD78C11/A
Internal program memory	o PROM o 16384 x 8 bits	o Mask ROM o 16384 x 8 bits	o Mask ROM o 8192 x 8 bits	o Mask ROM o 4096 x 8 bits
	PB7/OE	PB7 PB6 STOP		
	PB6/CE			
	STOP/V <sub>PP</sub>			
Pin	NMI/A9		NMI	
	PA7-0/A7-0		PA7-0	
	PF5-2/A13-10		PF5-2	
	PFO/A8		PFO	
	PD7-0/07-0		PD7-0	
Mode set by using MODE pins (when MODEO is set to 1 and MODE 1 to 0)	PROM programming mode	. Operation as $\mu PD78C10A$ (ROM1ess mode) . External memory 16K extension mode		
MODEO pin input/output function	Input only	Input/output		
Emulation mode	Not included	Included		
Specification of inter- nal ROM access range by using MM register	Made	Not made		
Package	. 64-pin plastic shrink-DIP (750 mi1) . 64-pin plastic QUIP . 64-pin plastic QFP (14 x 20 mil) . 68-pin QFJ ( 950 mil) . 64-pin ceramic shrink DIP with a window (750 mil) . 64-pin ceramic QUIP with a window . 64-pin ceramic QUIP with a window . 64-pin ceramic QUIP with a window . 64-pin ceramic WQFN	. 64-pin plastic shrink DIP (750 mm) . 64-pin plastic QUIP . 64-pin plastic QUIP straight . 64-pin plastic QFP (thickness 2.7 mm) . 64-pin plastic QFP (14 x 20 mm) (thickness 2.05 mm) (Note) . 68-pin plastic QFJ ( 950 mil)		

Note Only  $\mu$ PD78C14.

#### APPENDIX A. DEVELOPMENT TOOLS

The following development tools are provided for system development using the  $\mu PD78CP14 :$ 

## Language processor

	This program converts programs written in mnemonics into object code that can be executed by microcomputers.  In addition, the program contains the functions of automatic symbol table generation, branch instruction optimization process, etc.			
87AD series relocatable assembler	Host machine	os	Distribution media	Ordering code (product name)
	PC-9800 series	MS-DOS <sup>TM</sup> / Ver. 2.11	3.5-inch 2HD	μS5A13RA87
	10 7000 Series	(Note) Ver. 5.00A	5-inch 2HD	μS5A10RA87
	IBM PC/AT <sup>TM</sup>	PC DOS <sup>TM</sup> (Ver. 3.1)	5-inch 2HC	μS7B10RA87

#### PROM write tools

Hard- ware	PG-1500		PG-1500 is a PROM programmer which enables you to program single chip microcomputers containing PROM in stand-alone or host machine operation by connecting an attached board and optional programmer adapter to PG-1500. It also enables you to program typical PROM devices of 256 bits to 4M bits.				
	PA-78CP14CW/ GF/GQ/KB/L		PROM programmer adapters for the µPD78CP14, connected to PG-1500 for use.				
	PA-78CP14CW		μPD78CP14CW, 78CP14DW				
		PA-78CP14GF	μPD78CP14GF-3BE				
		PA-78CP14GQ	μPD78CP14G-36, 78CP14R				
		PA-78CP14KB	μPD78CP14KB				
		PA-78CP14L	μPD78CP14L			*******	
	PG-1500 controller		PG-1500 and a host machine are connected by a serial or parallel interface and PG-1500 is controlled on the host machine.				
Soft-			Host machine	os	Distribution media	Part number (product name)	
ware			PC-9800 series	MS-DOS (Ver. 2.11 to (Note) Ver. 5.00A	3.5-inch 2HD	μS5A13PG1500	
					5-inch 2HD	μS5A10PG1500	
			IBM PC series	PC DOS (Ver. 3.1)	5-inch 2D	μS7B11PG1500	

Note Task-swap function, provided to Ver. 5.00/5.00A, is not available on this software.

Remarks Operation of the assembler, PG-1500 controller, etc., is guaranteed only on the host machine under the operating system listed above.

#### Debugging tool

In-circuit emulator (IE-78C11-M) is provided as the program debugging tool of the  $\mu PD78CP14$ . The system configuration is listed below:


Hard- ware	IE-78C11-M	IE-78Cll-M is an in-circuit emulator for the 87AD series. For plastic quad-in-line packages, use IE-78Cll-M only. For plastic shrunk-dual-in-line packages, use IE-78Cll-M and a conversion socket in combination. IE-78Cll-M can be connected to a host machine and PROM programmer for efficient debugging.				
	EV-9001-64	Conversion socket for plastic shrunk-dual-in-line packages. Use the conversion socket and IE-78Cll-M in combination.				
	EV-9200G-64	Conversion socket for 64-pin WQFN. Use EV-9200G-64 and µPD78CP14KB for substitution for 64-pin plastic QFP with a window.				
	IE-78C11-M control program	IE-78C11-M and a host machine are connected by RS-232-C interface and IE-78C11-M is controlled on the host machine.				
Soft- ware		Host machine			Part number	
			os	Distribution media	(product name)	
		PC-9800 series	MS-DOS ( Ver. 2.11 to Ver. 3.30D )	3.5-inch 2HD	μ85A13IE78C11	
				5-inch 2HD	μS5A10IE78C11	
		IBM PC/AT	PC DOS (Ver. 3.1)	5-inch 2HC	μS7B10IE78C11	

Remarks Operation of the assembler, IE controller, etc., is guaranteed only on the host machine under the operating system listed above.

# APPENDIX B. PACKAGE INFORMATION OF CONVERSION SOCKETS AND RECOMMENDED PATTERNS FOR BOARD FIXING

FIGURE B-1. Package Drawings of Conversion Socket (EV-9200G-64) (Reference)


# Based on EV-9200G-64 (1) Package drawing (in mm)



		EV-9200G-64-G0
ITEM	MILLIMETERS	INCHES
Α	25.0	0.984
В	20.30	0.799
С	4.0	0.157
D	14.45	0.569
E	19.0	0.748
F	4-C 2.8	4-C 0.11
G	0.8	0.031
Н	11.0	0.433
1	22.0	0.866
J	24.7	0.972
κ	5.0	0.197
L	16.2	0.638
М	18.9	0.744
0	8.0	0.315
N	7.8	0.307
Ρ	2.5	0.098
Q	2.0	0.079
R	1.35	0.053
s	0.35±0.1	0.014-0.004
Т	ø2.3	ø0.091
υ	ø1.5	φ0.059

FIGURE B-2. Reccommended Patterns for Board Fixing of Conversion Socket (EV-9200G-64) (Reference)

Based on EV-9200G-64 (2) Pad drawing (in mm)



EV-9200G-64-P0

ITEM	MILLIMETERS	INCHES
А	25.7	1.012
В	21.0	0.827
С	$1.0\pm0.02 \times 18=18.0\pm0.05$	$0.039^{+0.002}_{-0.001} \times 0.709 = 0.709^{+0.002}_{-0.003}$
D	1.0±0.02 × 12=12.0±0.05	$0.039^{+0.002}_{-0.001} \times 0.472 = 0.472^{+0.003}_{-0.002}$
E	15.2	0.598
F	19.9	0.783
G	11.00±0.08	0.433 <sup>+0.004</sup> <sub>-0.003</sub>
Н	5.50±0.03	0.217 <sup>+0.001</sup> <sub>-0.002</sub>
I	5.00±0.08	0.197 <sup>+0.003</sup> <sub>-0.004</sub>
J	2.50±0.03	0.098+0.002
K	0.6±0.02	0.024+0.001
L	\$\phi_2.36±0.03\$	φ0.093 <sup>+0.001</sup> <sub>-0.002</sub>
М	Ø1.57±0.03	\$\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

**Caution** Dimensions of mount pad for EV-9200 and that for target device (QFP) may be different in some parts. For the recommended mount pad dimensions for QFP, refer to "SEMICONDUCTOR DEVICE MOUNTING TECHNOLOGY MANUAL" (IEI-1207).

#### NOTES FOR CMOS DEVICES —

#### (1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

#### (2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND with a resistor, if it is considered to have a possibility of being on output pins. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

#### (3) STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

QTOP is a trademark of NEC Corporation.

MS-DOS is a trademark of Microsoft Corporation USA.

PC/AT and PC DOS are trademarks of IBM Corporation USA.



(MEMO)

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

The devices listed in this document are not suitable for use in aerospace equipment, submarine cables, nuclear reactor control systems and life support systems. If customers intend to use NEC devices for above applications or they intend to use "Standard" quality grade NEC devices for applications not intended by NEC, please contact our sales people in advance.

Application examples recommended by NEC Corporation

Standard: Computer, Office equipment, Communication equipment, Test and Measurement equipment, Machine tools, Industrial robots, Audio and Visual equipment, Other consumer products, etc.

Special: Automotive and Transportation equipment, Traffic control systems, Antidisaster systems, Anticrime systems, etc.

M4 92.6